

CLAIMS

We Claim:

1 1. A device to create, process and transfer packets of information from one
2 device to another, comprising:

3 a plurality of micro-engines to receive payload data from a memory controller,
4 determine if a task is available to process the payload data and assign a task to
5 process the payload data;

6 a transmit cell FIFO circuit adapted to build a packet header based on payload
7 data received from the plurality of micro-engines or directly from the memory
8 controller and store payload data in a buffer, transmit the packet header with the
9 payload data when all the payload data has been received and immediately begin
10 to receive additional payload data from either the plurality of micro-engines or the
11 memory controller when a predetermined amount of payload data has been
12 transferred out of the buffer.

1 2. The device recited in claim 1, wherein the transmit cell FIFO further
2 comprises:

3 a buffer control logic circuit adapted to receive packet data from the memory
4 controller and place it in a cell buffer FIFO and begin transmitting to a destination
5 when the packet header and packet data have been received.

1 3. The device recited in claim 2, wherein the buffer control logic circuit
2 further comprises:

3 a address and write enable logic circuit to synchronize the receipt of the
4 packet header from the plurality of micro-engines and the packet payload from the
5 memory controller and place both the packet header and the packet payload into the
6 cell buffer FIFO;

7 a cell buffer read logic circuit to transfer the packet header and packet
8 payload data from the cell buffer FIFO to a destination specified by the packet
9 header;

10 a cell buffer full logic circuit to signal the plurality of micro-engines and
11 memory controller that a buffer is available to receive another packet header and
12 another packet payload data when a predetermined amount of the packet header
13 has been transferred by the cell buffer read logic circuit.

1 4. The device recited in claim 3, wherein the transmit cell FIFO circuit
2 further comprises:

3 a cell buffer byte alignment circuit to track a start lane in the cell buffer FIFO
4 indicating the start of free space in the cell buffer FIFO, determine a starting lane for
5 the packet payload so that alignment of the payload data matches the start lane for
6 the cell buffer FIFO.

1 5. The device recited in claim 4, wherein the cell buffer byte alignment
2 circuit further comprises:

3 a byte counter circuit adapted to count a number of bytes that exist prior to a
4 valid byte be found in the payload data;

5 a shift selector circuit to shift the payload data so that the first valid byte will
6 match the first available space in the cell buffer FIFO; and

7 a data shift multiplexer to select between data received from the shift selector
8 circuit or payload data received from a memory controller.

1 6. The device recited in claim 1, further comprising:

2 a sequencer adapted to identifying if a micro-engine task is available along
3 with a dynamic cell buffer to process a request for receipt of a packet.

1 7. The device recited in claim 6, wherein the plurality of micro-engines
2 further comprises:

3 a dynamic cell buffer circuit adapted to extracting a destination work queue
4 from a packet header received from a transmitting device and signal the sequencer
5 that a micro-engine task and dynamic cell buffer are to be assigned for the received
6 packet.

1 8. The device recited in claim 7, wherein the plurality of micro-engines
2 further comprises:

3 a cell byte register circuit to extract and opcode for the packet header,
4 determine the number of bytes in the packet header, determine the total number of
5 bytes in the packet payload and determine the number of bytes remaining in the
6 dynamic cell buffer.

1 9. A device to receive packets of information from one device and transfer
2 the packets to another device, comprising:

3 a plurality of micro-engines to receive a packet from a device, determine if a
4 task is available to process the packet and assign a task and buffer to store the
5 packet, said plurality of micro-engines further comprising:

6 a dynamic cell buffer circuit adapted to extract a destination work
7 queue from a packet header contained in the packet received from a transmitting
8 device and signal a sequencer that a micro-engine task and dynamic cell buffer are
9 to be assigned for the received packet; and

10 a cell byte register circuit to extract an opcode for the packet header,
11 determine the number of bytes in the packet header, determine the total number of
12 bytes in the packet payload and determine the number of bytes remaining in the
13 dynamic cell buffer.

1 **10.** The device recited in claim 9, wherein the dynamic cell buffer circuit
2 further comprises:

3 a data snoop and control logic circuit adapted to receiving the packet from
4 the device and transmit a request that a micro-engine task be assigned to process
5 the packet.

1 **11.** The device recited in claim 10, further comprising

2 a sequencer adapted to receive the request that a micro-engine task be
3 assigned to process the packet, to identify if a micro-engine task is available to
4 process to packet, and assign a micro-engine task and a dynamic cell buffer to the
5 packet.

1 **12.** The device recited in claim 11, wherein the dynamic cell buffer circuit
2 further comprises:

3 a request counter to count the number of packets received by the data
4 snoop and control logic circuit and transmit the count to the sequencer; and

5 a work queue request order FIFO connected to the data snoop and control
6 logic to receive a destination work queue number extracted by the data snoop and
7 control logic and transmit the work queue number to the sequencer..

1 **13.** The device recited in claim 12, wherein the dynamic cell buffer circuit
2 further comprises:

3 a buffer request order FIFO circuit connected to the data snooper and control
4 logic circuit to identify a dynamic cell buffer of a plurality of dynamic cell buffers and
5 assign a dynamic cell buffer to the work queue number for the packet; and
6 a valid and task control circuit to set a valid bit in the assigned dynamic cell
7 buffer upon receipt of an acknowledgement from the sequencer.

1 **14.** The device recited in claim 9, wherein cell byte register circuit further
2 comprises:

3 and opcode decoder circuit adapted to identifying the opcode in the packet
4 header and determine based upon the opcode the length of the packet header.

1 **15.** The device recited in claim 14, wherein cell byte register circuit further
2 comprises:

3 a subtractor circuit adapted to determining a payload length by subtracting the
4 length of the packet header from an entire length of a packet; and

5 a cell bytes remaining register adapted to subtracting a number of bytes
6 transferred from the dynamic cell buffer from the payload length.

1 **16.** A device to create and transmit packets of data, comprising:
2 a transmit cell FIFO circuit adapted to build a packet header based on payload
3 data received from a plurality of micro-engines or directly from a memory controller,
4 said transmit cell FIFO circuit further comprising:
5 a buffer control logic circuit adapted to receive packet data from the
6 memory controller or the plurality of micro-engines and place it in a cell buffer FIFO
7 and begin transmitting to a destination when a packet header and payload data have
8 been received; and
9 a cell buffer byte alignment circuit to track a start lane in the cell buffer
10 FIFO indicating the start of free space in the cell buffer FIFO, to determine a starting
11 lane for alignment of the packet payload matches the start lane for the cell buffer
12 FIFO .

1 **17.** The device recited in claim 16, wherein the buffer control logic circuit
2 further comprises:
3 a address and write enable logic circuit to synchronize the receipt of the
4 packet header from the plurality of micro-engines and the packet payload from the
5 memory controller and place both the packet header and the packet payload into the
6 cell buffer FIFO;
7 a cell buffer read logic circuit to transfer the packet header and packet
8 payload data from the cell buffer FIFO to a destination specified by the packet
9 header;

10 a cell buffer full logic circuit to signal the plurality of micro-engines and
11 memory controller that a buffer is available to receive another packet header and
12 another packet payload data when a predetermined amount of the packet header
13 has been transferred by the cell buffer read logic circuit.

1 18. The device recited in claim 16, wherein the cell buffer byte alignment
2 circuit further comprises:

3 a byte counter circuit adapted to count a number of bytes that exist prior to a
4 valid byte be found in the payload data;

5 a shift selector circuit to shift the payload data so that the first valid byte will
6 match the first available space in the cell buffer FIFO; and

7 a data are shift multiplexer to select between data received from the shift
8 selector circuit or payload data received from a memory controller.